App. Ser. No.: 10/687,221 Atty. Dkt. No. SVL920030066US1

PS Ref. No.: 1682.029553 (IBM4K30066)

## IN THE CLAIMS:

Please cancel claims 2, 3, 7, 8, 12, and 13, and amend the claims as follows:

- 1. (Currently Amended) A method for reducing contention in a multithreaded processor; the method comprising the step steps of
- (a) providing at least one two thread stack/thread heap combination combinations in an address space on the processor, wherein the each thread heap is for thread local memory usage and wherein the each thread stack and thread heap combination grow in opposite directions; and
- (b) providing a dead zone between the at least two thread stack/thread heap combinations, wherein data can not be written to, read from and executed from the dead zone.
- 2. (Cancelled)
- 3. (Cancelled)
- 4. (Currently Amended) The method of claim 1 wherein the dead zone providing step (a) further comprises the steps of:
  - (a1) providing a base address for each the thread stack;
- (a2) creating an initialization for the <u>each</u> thread heap from the base address; and
- (a3) assigning memory regions in the address space to the <u>each</u> thread stack and thread heap <u>combination</u>.
- 5. (Currently Amended) The method of claim 4, which includes <u>further</u> <u>comprising</u> the step of (a4) allowing the assigned memory regions of <u>each the</u> thread stack and thread heap <u>combination</u> to grow in opposite directions as needed.
- 6. (Currently Amended) A computer readable medium containing program instructions for reducing contention in a multithreaded processor; the program including instructions for:

App. Ser. No.: 10/687,221 Atty. Dkt. No. SVL920030066US1

PS Ref. No.: 1682.029553 (IBM4K30066)

(a) providing at least one two thread stack/thread heap combination combinations in an address space on the processor, wherein the each thread heap is for thread local memory usage and wherein the each thread stack and thread heap combination grow in opposite directions; and

(b) providing a dead zone between the at least two thread stack/thread heap combinations, wherein data can not be written to, read from and executed from the dead zone.

- 7. (Cancelled)
- 8. (Cancelled)
- 9. (Currently Amended) The computer readable medium of claim 6 wherein the dead zone providing program instructions (a); further comprise the steps of:
  - (a1) providing a base address for each the thread stack;
  - (a2) creating an initialization for each the thread heap from the base address; and
  - assigning memory regions in the address space to each the thread (a3) stack and thread heap combination.
- 10. (Currently Amended) The computer readable medium of claim 9, wherein the instructions further comprise, which includes program instructions for (a4) allowing the assigned memory regions of the each thread stack and thread heap combination to grow in opposite directions as needed.
- 11. (Currently Amended) A system for reducing contention in a multithreaded processor; the system comprising:

means for providing at least one two thread stack/thread heap combination combinations in an address space on the processor, wherein the each thread heap is for thread local memory usage and wherein the each thread stack and thread heap combination grow in opposite directions,

App. Ser. No.: 10/687,221 Atty. Dkt. No. SVL920030066US1

PS Ref. No.: 1682.029553 (IBM4K30066)

means for providing a dead zone between the two thread stack/thread heap combinations, wherein data can not be written to, read from and executed from the dead zone.

- 12. (Cancelled)
- 13. (Cancelled)
- 14. (Currently Amended) The system of claim 11 wherein the <u>means for</u> <u>providing at least two thread stack/thread heap combinations dead zone providing means</u> further comprises:

means for providing a base address for the <u>each</u> thread stack;
means for creating an initialization for the <u>each</u> thread heap from the base address; and

means for assigning memory regions in the address space to the <u>each</u> thread stack and thread heap <u>combination</u>.

15. (Currently Amended) The method of claim 14 which includes means for allowing the assigned memory regions of <u>each</u> the thread stack and thread heap <u>combination</u> to grow in opposite directions as needed.